## In the claims:

- 1. (Cancelled)
- 2. (Currently Amended) A delay adjustment circuit according to <u>claim 7elaim 1</u>, wherein said control device <u>is being provided</u> on board the semiconductor integrated circuit device, <u>being is formed</u> to include a register that can set an output value that depends on an internal signal, and <u>adjust a adjusting the gate</u> output load and the number of gate stages in said second gate array by switch controlling said first and second switching device based on the <u>outputregister</u> value set in said register.
- 3. (Currently Amended) A delay adjustment circuit according to <u>claim 7elaim 1</u>, wherein said control device <u>is being provided</u> on board the semiconductor integrated circuit device, <u>is being formed</u> to include a register that can set <u>an the output value externally by initialization</u>, and <u>adjusting adjust a the gate output load</u> and the number of gate stages in said second gate array by switch controlling said first and second switching device based on the <u>output register-value</u> set in said register.
- 4. 6. (Cancelled)

  7. (Currently Amended) A clock generating circuit comprising:

  (1) the delay adjustment circuit

   a) a first gate array that has each gate serially connected for carrying out fine adjustment of a delay time interval of an input signal:

  b) a capacitance connected to an output side of a specified gate in the first gate array via a first switching device;

  c) a second gate array that is connected to an output side of said first gate array via a second switching device and carries out rough adjustment of the delay time interval of said input signal; and

d) a control device that controls said first switching device and said second
switching device so as to adjust the delay time interval of said input signal by adjusting the
capacitance connected to the output side of the specified gate in the first gate array and the
number of gate stages in the second gate arrayaccording to claim 1;
(2) a duty ratio detecting device that detects <u>a</u> the duty ratio of the clock output of this
clock generating circuit; and
(3) a control device that automatically updates the output value set in said register
register value in said delay adjustment circuit so as to become a pre-set duty ratio based on
athe detected output of said duty ratio detecting device.
<u>=</u>
8. (Currently Amended) A clock generating circuit comprising:
o. (Surrena) 12 order generaling size and see pro-
(1) the delay adjustment circuit which comprises:
a) a first gate array that has each gate serially connected for carrying out fine
adjustment of a delay time interval of an input signal;
adjustment of a delay time interval of an input organis,
b) a capacitance connected to an output side of a specified gate in the first gate
array via a first switching device;
c) a second gate array that is connected to an output side of said first gate array
via a second switching device and carries out rough adjustment of the delay time interval of
said input signal; and
d) a control device that controls said first switching device and said second
switching device so as to adjust the delay time interval of said input signal by adjusting the
capacitance connected to the output side of the specified gate in the first gate array and the
number of gate stages in the second gate array;
e) wherein said control device is provided on board the semiconductor
integrated circuit device, is formed to include a register that can set an output value that

depends on an internal signal, and adjust a gate output load and the number of gate stages in said second gate array by switch controlling said first and second switching device based on the output value set in said register;

## according to Claim 2;

(2) a clock skew detecting device that detects clock skew; and

(3) a control device that automatically updates the <u>output value set in said</u>

<u>register register values</u> in said delay adjustment circuit so that the clock skew becomes a preset expected value based on <u>a</u>-the detected output of said clock skew detecting device.

## 9. – 15 (Cancelled)

16. (New) A delay adjustment circuit according to claim 8, wherein said control device is provided on board the semiconductor integrated circuit device, is formed to include a register that can set an output value that depends on an internal signal, and adjust a gate output load and the number of gate stages in said second gate array by switch controlling said first and second switching device based on the output value set in said register.

17. (New) A delay adjustment circuit according to claim 8, wherein said control device is provided on board the semiconductor integrated circuit device, is formed to include a register that can set an output value externally by initialization, and adjust a gate output load and the number of gate stages in said second gate array by switch controlling said first and second switching device based on the output value set in said register.